Part Number Hot Search : 
PE6800 AT89C5 AN5265 LTC2183 4VCXH16 MM5Z3V9 SC2738 EL2460
Product Description
Full Text Search
 

To Download CLC3600 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  data sheet ?2008 cadeka microcircuits llc www.cadeka.com comlinear clc2600, CLC3600, clc4600 dual,triple, and quad 300mhz amplifers rev 1a comlinear ? clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers a mplif y the human experience features n 0.1db gain fatness to 95mhz n 0.03%/0.04? differential gain/ phase error n 230mhz -3db bandwidth at g = 2 n 300mhz -3db bandwidth at g = 1 n 1,300v/s slew rate n 50ma output current n 3.3ma supply current n fully specifed at 5v supplies n clc2600: pb-free soic-8 n clc4600: pb-free soic-14 a pplications n video line drivers n s-video driver n video switchers and routers n adc buffer n active flters n cable drivers n twisted pair driver/receiver general description the comlinear clc2600 (dual), CLC3600 (triple), and clc4600 (quad) are high-performance, current feedback amplifers. these amplifers provide 300mhz unity gain bandwidth, 0.1db gain fatness to 95mhz, and provide 1,300v/s slew rate exceeding the requirements of high-defnition television (hdtv) and other multimedia applications. these comlinear high-performance amplifers also provide ample output current to drive multiple video loads. the comlinear clc2600, CLC3600, and clc4600 are designed to operate from 5v supplies. they consume only 3.3ma of supply current per channel. the combination of high-speed, low-power, and excellent video performance make these amplifers well suited for use in many general purpose, high- speed applications including standard defnition and high defnition video. typical application - driving dual video loads ordering information part number package pb-free operating temperature range packaging method clc2600iso8x soic-8 yes -40c to +85c reel clc2600iso8 soic-8 yes -40c to +85c rail CLC3600iso14x soic-14 yes -40c to +85c reel CLC3600iso14 soic-14 yes -40c to +85c rail clc4600iso14x soic-14 yes -40c to +85c reel clc4600iso14 soic-14 yes -40c to +85c rail moisture sensitivity level for all parts is msl-1. input output a +vs -vs r g r f 75? 75? cable 75? cable 75? cable 75? 75? 75? 75? output b
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 2 clc2600 pin assignments pin no. pin name description 1 out1 output, channel 1 2 -in1 negative input, channel 1 3 +in1 positive input, channel 1 4 -v s negative supply 5 +in2 positive input, channel 2 6 -in2 negative input, channel 2 7 out2 output, channel 2 8 +v s positive supply CLC3600 pin confguration pin no. pin name description 1 nc no connect 2 nc no connect 3 nc no connect 4 +v s positive supply 5 +in1 positive input, channel 1 6 -in1 negative input, channel 1 7 out1 output, channel 1 8 out3 output, channel 3 9 -in3 negative input, channel 3 10 +in3 positive input, channel 3 11 -v s negative supply 12 +in2 positive input, channel 2 13 -in2 negative input, channel 2 14 out2 output, channel 2 clc4600 pin confguration pin no. pin name description 1 out1 output, channel 1 2 -in1 negative input, channel 1 3 +in1 positive input, channel 1 4 +v s positive supply 5 +in2 positive input, channel 2 6 -in2 negative input, channel 2 7 out2 output, channel 2 8 out3 output, channel 3 9 -in3 negative input, channel 3 10 +in3 positive input, channel 3 11 -v s negative supply 12 +in4 positive input, channel 4 13 -in4 negative input, channel 4 14 out4 output, channel 4 clc2600 pin confguration CLC3600 pin confguration 2 3 4 5 6 7 8 out2 +in1 -in2 +in2 1 -in1 out1 -v s +v s clc4600 pin confguration 2 3 4 11 12 13 14 -in4 +in1 out4 +in4 1 -in1 out1 5 6 7 out2 -in2 +in2 8 9 10 +in3 -in3 out3 +vs -vs 2 3 4 11 12 13 14 -in2 nc out2 +in2 1 nc nc 5 6 7 out1 -in1 +in1 8 9 10 +in3 -in3 out3 +vs -vs
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 3 absolute maximum ratings the safety of the device is not guaranteed when it is operated above the absolute maximum ratings. the device should not be operated at these absolute limits. adhere to the recommended operating conditions for proper de - vice function. the information contained in the electrical characteristics tables and typical performance plots refect the operating conditions noted on the tables and plots. parameter min max unit supply voltage 0 7 or 14 v input voltage range -v s -0.5v +v s +0.5v v reliability information parameter min typ max unit junction temperature 150 c storage temperature range -65 150 c lead temperature (soldering, 10s) 260 c package thermal resistance 8-lead soic 100 c/w 14-lead soic 88 c/w notes: package thermal resistance ( q ja ), jdec standard, multi-layer test boards, still air. esd protection product soic-8 soic-14 human body model (hbm) 2.5kv 2.5kv charged device model (cdm) 2kv 2kv recommended operating conditions parameter min typ max unit operating temperature range -40 +85 c supply voltage range 4 6 v
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 4 electrical characteristics t a = 25c, v s = 5v, r f = 510, r l = 100, g = 2; unless otherwise noted. symbol parameter conditions min typ max units frequency domain response ugbw -3db bandwidth g = +1, v out = 0.2v pp , r f = 1.24k 300 mhz bw ss -3db bandwidth g = +2, v out = 0.2v pp 230 mhz bw ls large signal bandwidth g = +2, v out = 4v pp 155 mhz bw 0.1dbss 0.1db gain flatness g = +2, v out = 0.2v pp 95 mhz bw 0.1dbls 0.1db gain flatness g = +2, v out = 4v pp 55 mhz time domain response t r , t f rise and fall time v out = 2v step; (10% to 90%) 1.8 ns t s settling time to 0.1% v out = 2v step 20 ns os overshoot v out = 0.2v step 2.5 % sr slew rate 4v step 1300 v/s distortion/noise response hd2 2nd harmonic distortion 2v pp , 1mhz -80 dbc hd3 3rd harmonic distortion 2v pp , 1mhz -86 dbc thd total harmonic distortion 2v pp , 1mhz -79.5 db d g differential gain ntsc (3.58mhz), dc-coupled, r l = 150 0.03 % d p differential phase ntsc (3.58mhz), dc-coupled, r l = 150 0.04 e n input voltage noise > 1mhz 6.4 nv/hz i n+ input current noise (+) > 1mhz 1.0 pa/hz i n- input current noise (-) > 1mhz 9.3 pa/hz x talk crosstalk channel-to-channel 5mhz -56 db dc performance v io input offset voltage (1) -8 1.4 +8 mv dv io average drift 15 v/c i bn input bias current non-inverting (1) -3 1.3 3 a di bn average drift 2.6 na/c i bi input bias current inverting (1) -18 4.4 18 a di bi average drift 16 na/c psrr power supply rejection ratio (1) dc 60 65 db a ol open-loop transresistance v out = v s / 2 580 k i s supply current (1) clc2600 total 6.6 10 ma CLC3600 total 13.2 20 ma clc4600 total 13.2 20 ma input characteristics r in input resistance non-inverting 19 m c in input capacitance 1 pf cmir common mode input range 2.3 v cmrr common mode rejection ratio (1) dc 52 57 db output characteristics r o output resistance closed loop, dc 110 m v out output voltage swing r l = 100 (1) -2.6 3 2.6 v r l = 1k 3.3 v i out output current 50 ma i sc short-circuit output current v out = v s / 2 67 ma notes: 1. 100% tested at 25c
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 5 typical performance characteristics t a = 25c, v s = 5v, r f = 510, r l = 100, g = 2; unless otherwise noted. frequency response vs. v out frequency response vs. temperature frequency response vs. c l frequency response vs. r l non-inverting frequency response inverting frequency response - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) g = 1 r f = 1.24k g = 2 g = 5 g = 1 0 v ou t = 0.2v pp - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) g = - 1 g = - 2 g = - 5 g = - 10 v ou t = 0.2v pp - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) c l = 1000pf r s = 5 c l = 500pf r s = 9 c l = 100pf r s = 2 0 c l = 50pf r s = 3 0 c l = 10pf r s = 4 0 v ou t = 0.2v pp - 6 - 5 - 4 - 3 - 2 - 1 0 1 2 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) r l = 5k v ou t = 0.2v pp r l = 1k r l = 150 r l = 50 - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) v ou t = 1v pp v ou t = 2v pp v ou t = 4v pp - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) + 85degc - 40degc + 25degc v ou t = 2v pp
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 6 typical performance characteristics - continued t a = 25c, v s = 5v, r f = 510, r l = 100, g = 2; unless otherwise noted. open loop transimpendance gain/phase vs. frequency input voltage noise frequency response vs. r f at g=5 gain flatness frequency response vs. r f at g=1 frequency response vs. r f at g=2 - 4 - 3 - 2 - 1 0 1 2 3 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) r f = 750 g = 1 r f = 1k r f = 1.24k r f = 1.5k r f = 510 - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) r f = 1.5k g = 2 r f = 1k r f = 510 r f = 250 - 7 - 6 - 5 - 4 - 3 - 2 - 1 0 1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) r f = 100 g = 5 r f = 200 r f = 510 - 0.5 - 0.4 - 0.3 - 0.2 - 0.1 0 0.1 0.1 1 10 100 1000 normalized gain (db) frequency (mhz) v ou t = 2v pp transimpedance gain () frequency (hz) 10k 100k 1m 10m 100m 1g 10 1m 100k 10k 1k 100 gain transimpedance phase (deg) -200 0 -20 -40 -80 -120 -160 -60 -100 -140 -180 phase noise (nv/hz) frequency (mhz) 0.0001 0.001 0.01 0.1 1 10 100 4 13 12 11 10 9 8 7 6 5
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 7 typical performance characteristics - continued t a = 25c, v s = 5v, r f = 510, r l = 100, g = 2; unless otherwise noted. cmrr vs. frequency psrr vs. frequency 2nd harmonic distortion vs. v out 3rd harmonic distortion vs. v out 2nd harmonic distortion vs. r l 3rd harmonic distortion vs. r l - 95 - 90 - 85 - 80 - 75 - 70 - 65 - 60 - 55 0 5 10 15 20 distortion (dbc) frequency (mhz) r l = 100 v ou t = 2v pp r l = 1k - 90 - 85 - 80 - 75 - 70 - 65 - 60 - 55 - 50 0 5 10 15 20 distortion (dbc) frequency (mhz) r l = 100 v ou t = 2v pp r l = 1k - 90 - 85 - 80 - 75 - 70 - 65 - 60 - 55 0.5 0.75 1 1.25 1.5 1.75 2 2.25 2.5 distortion (dbc) output amplitude (v pp ) 20mhz 5mhz 1mhz - 90 - 85 - 80 - 75 - 70 - 65 - 60 - 55 - 50 - 45 0.5 0.75 1 1.25 1.5 1.75 2 2.25 2.5 distortion (dbc) output amplitude (v pp ) 20mhz 5mhz 1mhz cmrr (db) frequency (hz) 10 100 1k 10k 100k 1m 10m 100m -60 0 -20 -10 -30 -40 -50 psrr (db) frequency (hz) -80 -20 -30 -40 -50 -60 -70 10 100 1k 10k 100k 1m 10m 100m
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 8 typical performance characteristics - continued t a = 25c, v s = 5v, r f = 510, r l = 100, g = 2; unless otherwise noted. differential gain & phase ac coupled differential gain & phase dc coupled crosstalk vs. frequency closed loop output impedance vs. frequency small signal pulse response large signal pulse response - 0.125 - 0.1 - 0.075 - 0.05 - 0.025 0 0.025 0.05 0.075 0.1 0.125 0 20 40 60 80 100 120 140 160 180 200 voltage (v) t i m e ( n s ) - 2.5 - 2.0 - 1.5 - 1.0 - 0.5 0.0 0.5 1.0 1.5 2.0 2.5 0 20 40 60 80 100 120 140 160 180 200 voltage (v) t i m e ( n s ) - 95 - 90 - 85 - 80 - 75 - 70 - 65 - 60 - 55 - 50 - 45 - 40 - 35 - 30 0.1 1 10 100 crosstalk (db) frequency (mhz) v ou t = 2v pp output impedance () frequency (hz) 10k 100k 1m 10m 100m 0.1 10 1 - 0.04 - 0.03 - 0.02 - 0.01 0 0.01 0.02 0.03 0.04 - 0 . 7 - 0.5 - 0.3 - 0.1 0.1 0.3 0.5 0 . 7 diff gain (%) / diff phase ( ) input voltage (v) dg r l = 150 ac coupled into 220 f dp - 0.04 - 0.03 - 0.02 - 0.01 0 0.01 0.02 0.03 0.04 - 0 . 7 - 0.5 - 0.3 - 0.1 0.1 0.3 0.5 0 . 7 diff gain (%) / diff phase ( ) i n p u t v o l t a g e ( v ) dg r l = 150 dc coupled dp
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 9 general information - current feedback technology advantages of cfb technology the clcx600 family of amplifers utilize current feedback (cfb) technology to achieve superior performance. the primary advantage of cfb technology is higher slew rate performance when compared to voltage feedback (vfb) architecture. high slew rate contributes directly to better large signal pulse response, full power bandwidth, and distortion. cfb also alleviates the traditional trade-off between closed loop gain and usable bandwidth that is seen with a vfb amplifer. with cfb, the bandwidth is primarily de - termined by the value of the feedback resistor, r f . by us - ing optimum feedback resistor values, the bandwidth of a cfb amplifer remains nearly constant with different gain confgurations. when designing with cfb amplifers always abide by these basic rules: ? use the recommended feedback resistor value ? do not use reactive (capacitors, diodes, inductors, etc.) elements in the direct feedback path ? avoid stray or parasitic capacitance across feedback re - sistors ? follow general high-speed amplifer layout guidelines ? ensure proper precautions have been made for driving capacitive loads figure 1. non-inverting gain confguration with first order transfer function v o u t v i n = ? r f r g + 1 eq. 2 1 + r f z o ( j ) v in v out z o *i err i err r l r f x1 r g figure 2. inverting gain confguration with first order transfer function cfb technology - theory of operation figure 1 shows a simple representation of a current feed - back amplifer that is confgured in the traditional non- inverting gain confguration. instead of having two high-impedance inputs similar to a vfb amplifer, the inputs of a cfb amplifer are connected across a unity gain buffer. this buffer has a high imped - ance input and a low impedance output. it can source or sink current (i err ) as needed to force the non-inverting input to track the value of vin. the cfb architecture em - ploys a high gain trans-impedance stage that senses ierr and drives the output to a value of (z o (j) * i err ) volts. with the application of negative feedback, the amplifer will drive the output to a voltage in a manner which tries to drive ierr to zero. in practice, primarily due to limita - tions on the value of z o (j), ierr remains a small but fnite value. a closer look at the closed loop transfer function (eq.1) shows the effect of the trans-impedance, z o (j) on the gain of the circuit. at low frequencies where z o (j) is very large with respect to r f , the second term of the equation approaches unity, allowing r f and r g to set the gain. at higher frequencies, the value of z o (j) will roll off, and the effect of the secondary term will begin to dominate. the -3db small signal parameter specifes the frequency where the value z o (j) equals the value of r f causing the gain to drop by 0.707 of the value at dc. for more information regarding current feedback ampli - fers, visit www.cadeka.com for detailed application notes, such as an-3: the ins and outs of current feedback am - plifers . v o u t v i n = 1 + r f r g + 1 eq. 1 1 + r f z o ( j ) v in v out z o *i err i err r g r l r f x1
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 10 application information basic operation figures 3, 4, and 5 illustrate typical circuit confgurations for non-inverting, inverting, and unity gain topologies for dual supply applications. they show the recommended bypass capacitor values and overall closed loop gain equations. figure 3. typical non-inverting gain circuit figure 4. typical inverting gain circuit figure 5. typical unity gain (g=1) circuit cfb amplifers can be used in unity gain confgurations. do not use the traditional voltage follower circuit, where the output is tied directly to the inverting input. with a cfb amplifer, a feedback resistor of appropriate value must be used to prevent unstable behavior. refer to fg - ure 5 and table 1. although this seems cumbersome, it does allow a degree of freedom to adjust the passband characteristics. feedback resistor selection one of the key design considerations when using a cfb amplifer is the selection of the feedback resistor, r f . r f is used in conjunction with r g to set the gain in the tradi - tional non-inverting and inverting circuit confgurations. refer to fgures 3 and 4. as discussed in the current feed - back technology section, the value of the feedback resis - tor has a pronounced effect on the frequency response of the circuit. table 1, provides recommended r f and associated r g val - ues for various gain settings. these values produce the optimum frequency response, maximum bandwidth with minimum peaking. adjust these values to optimize perfor - mance for a specifc application. the typical performance characteristics section includes plots that illustrate how the bandwidth is directly affected by the value of r f at various gain settings. gain (v/v r f () r g () 0.1db bw (mhz) -3db bw (mhz) 1 1240 - 129 300 2 510 510 140 230 5 200 50 18 111 table 1: recommended r f vs. gain in general, lowering the value of r f from the recom - mended value will extend the bandwidth at the expense of additional high frequency gain peaking. this will cause increased overshoot and ringing in the pulse response characteristics. reducing r f too much will eventually cause oscillatory behavior. increasing the value of rf will lower the bandwidth. low - ering the bandwidth creates a fatter frequency response and improves 0.1db bandwidth performance. this is im - portant in applications such as video. further increase in rf will cause premature gain rolloff and adversely affect gain fatness. + - r f 0.1f 6.8f output g = - ( r f /r g ) for optimum input offset voltage set r 1 = r f || r g input +v s -v s 0.1f 6.8f r l r g r 1 + - r f 0.1f 6.8f output g = 1 r f is required for cfb amplifiers input +v s -v s 0.1f 6.8f r l + - r f 0.1f 6.8f output g = 1 + ( r f /r g ) input +v s -v s r g 0.1f 6.8f r l
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 11 driving capacitive loads increased phase delay at the output due to capacitive load - ing can cause ringing, peaking in the frequency response, and possible unstable behavior. use a series resistance, r s , between the amplifer and the load to help improve stability and settling performance. refer to figure 6. figure 6. addition of r s for driving capacitive loads table 2 provides the recommended r s for various capaci - tive loads. the recommended r s values result in <=0.5db peaking in the frequency response. the frequency re - sponse vs. c l plot, on page 5, illustrates the response of the clcx600 family. c l (pf) r s () -3db bw (mhz) 10 40 265 50 30 140 100 20 105 table 1: recommended r s vs. c l for a given load capacitance, adjust r s to optimize the tradeoff between settling time and bandwidth. in general, reducing r s will increase bandwidth at the expense of ad - ditional overshoot and ringing. parasitic capacitance on the inverting input physical connections between components create unin - tentional or parasitic resistive, capacitive, and inductive elements. parasitic capacitance at the inverting input can be espe - cially troublesome with high frequency amplifers. a para - sitic capacitance on this node will be in parallel with the gain setting resistor r g . at high frequencies, its imped - ance can begin to raise the system gain by making r g appear smaller. in general, avoid adding any additional parasitic capaci - tance at this node. in addition, stray capacitance across the r f resistor can induce peaking and high frequency ringing. refer to the layout considerations section for additional information regarding high speed layout tech - niques. overdrive recovery an overdrive condition is defned as the point when either one of the inputs or the output exceed their specifed volt - age range. overdrive recovery is the time needed for the amplifer to return to its normal or linear operating point. the recovery time varies, based on whether the input or output is overdriven and by how much the range is ex - ceeded. the clcx600 family will typically recover in less than 10ns from an overdrive condition. figure 7 shows the clc2600 in an overdriven condition. figure 7. overdrive recovery power dissipation for most applications, the power dissipation due to driv - ing external loads should be low enough to ensure a safe operating condition. however, applications with low im - pedance, dc coupled loads should be analyzed to en - sure that maximum allowed junction temperature is not exceeded. guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond its intended operating range. maximum power levels are set by the absolute maximum junction rating of 150c. to calculate the junction tem - perature, the package thermal resistance value theta ja (? ja ) is used along with the total die power dissipation. t junction = t ambient + (? ja p d ) where t ambient is the temperature of the working environment. + - r f input output r g r s c l r l - 4 - 3 - 2 - 1 0 1 2 3 4 - 1.00 - 0.75 - 0.50 - 0.25 0.00 0.25 0.50 0.75 1.00 0 20 40 60 80 100 120 140 160 180 200 output voltage (v) input voltage (v) t i m e ( n s ) output input v in = 1.5v pp g = 5
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 12 in order to determine p d , the power dissipated in the load needs to be subtracted from the total power delivered by the supplies. p d = p supply - p load supply power is calculated by the standard power equa - tion. p supply = v supply i rms supply v supply = v s+ - v s- power delivered to a purely resistive load is: p load = ((v load ) rms 2 )/rload eff the effective load resistor (rload eff ) will need to include the effect of the feedback network. for instance, rload eff in fgure 3 would be calculated as: r l || (r f + r g ) these measurements are basic and are relatively easy to perform with standard lab equipment. for design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. here, p d can be found from p d = p quiescent + p dynamic - p load quiescent power can be derived from the specifed i s val - ues along with known supply voltage, v supply . load power can be calculated as above with the desired signal ampli - tudes using: (v load ) rms = v peak / 2 ( i load ) rms = ( v load ) rms / rload eff the dynamic power is focused primarily within the output stage driving the load. this value can be calculated as: p dynamic = (v s+ - v load ) rms ( i load ) rms assuming the load is referenced in the middle of the power rails or v supply /2. figure 8 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 8 and 14 lead soic packages. 0 0.5 1 1.5 2 2.5 - 40 - 20 0 20 40 60 80 maximum power dissipation (w) ambient temperature ( c) soic - 14 soic - 8 figure 8. maximum power derating better thermal ratings can be achieved by maximizing pc board metallization at the package pins. however, be care - ful of stray capacitance on the input pins. in addition, increased airfow across the package can also help to reduce the effective ? ja of the package. in the event the outputs are momentarily shorted to a low impedance path, internal circuitry and output metallization are set to limit and handle up to 65ma of output current. however, extended duration under these conditions may not guarantee that the maximum junction temperature (+150c) is not exceeded. layout considerations general layout and supply bypassing play major roles in high frequency performance. c adeka has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. follow the steps below as a basis for high frequency layout: ? include 6.8f and 0.1f ceramic capacitors for power supply decoupling ? place the 6.8f capacitor within 0.75 inches of the power pin ? place the 0.1f capacitor within 0.1 inches of the power pin ? remove the ground plane under and around the part, especially near the input and output pins to reduce para - sitic capacitance ? minimize all trace lengths to reduce series inductances refer to the evaluation board layouts below for more in - formation.
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 13 evaluation board information the following evaluation boards are available to aid in the testing and layout of these devices: evaluation board # products ceb006 clc2600 ceb018 CLC3600, clc4600 evaluation board schematics evaluation board schematics and layouts are shown in fig - ures 9-14. these evaluation boards are built for dual- sup - ply operation. follow these steps to use the board in a single-supply application: 1. short -vs to ground. 2. use c3 and c4, if the -v s pin of the amplifer is not directly connected to the ground plane. figure 9. ceb006 schematic figure 10. ceb006 top view figure 11. ceb006 bottom view
data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a ?2004-2008 cadeka microcircuits llc www.cadeka.com 14 figure 12. ceb018 schematic figure 13. ceb018 top view figure 14. ceb018 bottom view
for additional information regarding our products, please visit cadeka at: cadeka.com cadeka, the cadeka logo design, and comlinear and the comlinear logo design, are trademarks or registered trademarks of cadeka microcircuits llc. all other brand and product names may be trademarks of their respective companies. cadeka reserves the right to make changes to any products and services herein at any time without notice. cadeka does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by cadeka; nor does the purchase, lease, or use of a product or service from cadeka convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of cadeka or of third parties. copyright ?2008 by cadeka microcircuits llc. all rights reserved. cadeka headquarters loveland, colorado t: 970.663.5452 t: 877.663.5415 (toll free) data sheet comlinear clc2600, CLC3600, clc4600 dual, triple, and quad 300mhz amplifers rev 1a a mplif y the human experience mechanical dimensions soic-8 package soic-14 package


▲Up To Search▲   

 
Price & Availability of CLC3600

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X